

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	4072	(access\$4 read\$4) near5 (new near3 (address map\$4))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 13:14
S2	0	while near5 (copy\$4 near3 old near3 (address page))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 13:58
S3	0	while with copy\$4 with (old near3 (address page))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 12:55
S4	0	"while" with copy\$4 with (old near3 (address page))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 12:55
S5	94	copy\$4 with (old near3 (address page))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 14:03
S6	3	during with copy\$4 with (old near3 (address page))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 12:56
S7	4	S1 same S5	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 12:57
S8	60	(copy\$4 near3 old near3 (address page))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 12:57

EAST Search History

S9	1	S1 same S8	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 12:57
S10	18	(mirror\$4 backup back-up) with (old near3 (address page))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 16:57
S11	9254	(access\$4 read\$4) with (new near3 (address map\$4 page))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 13:14
S12	16	S5 same S11	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 13:23
S13	909	incremental near2 (copy backup back-up mirror snapshot)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 13:24
S14	0	S11 same S13	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 13:24
S15	19	S11 and S13	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 13:24
S16	9254	(access\$4 read\$4) with (new near3 (address map\$4 page))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 13:58

EAST Search History

S17	57	S16 same TLB	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 13:58
S18	94	copy\$4 with (old near3 (address page))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 13:58
S19	3	S18 same TLB	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 13:58
S20	20	migrat\$4 with (old near3 (address page))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 14:01
S21	63	moving with (old near3 (address page))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 14:04
S23	22	S16 and (superpage super near2 page)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 14:10
S24	227	TLB same ((moving copy\$4 mirat\$4) with (address page))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 14:14
S25	150	S24 and "711".clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 14:12

EAST Search History

S26	8	S24 and arimilli.in.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 14:11
S28	33	S24 and 711/203.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 14:13
S29	30	TLB same \$2mapping same ((moving copy\$4 mirat\$4) with (address page))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 14:31
S30	20	TLB same \$2mapping same ((moving copy\$4 mirat\$4) near5 (address page))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 14:29
S31	10	S29 not S30	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 14:29
S32	67	TLB with mov\$3 with address	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 14:33
S33	5	TLB same mov\$3 same address same engine	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 14:33
S34	1296	mov\$3 same address same engine	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 14:35

EAST Search History

S35	107	S34 and "711".clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 14:34
S36	24	S34 and arimilli.in.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 14:36
S38	8	(read write) with new with (page near2 mapping)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 14:46
S39	20	(read write) with new with (address near2 mapping)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 14:39
S40	2	(read write) with old with (page near2 mapping)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 16:45
S41	3	(read write) with old with (address near2 mapping)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 14:46
S44	2635	711/202-207.ccls.	USPAT	OR	ON	2006/09/13 16:56
S45	6	S44 and superpage	USPAT	OR	ON	2006/09/13 16:57
S46	5	S44 and super near2 page	USPAT	OR	ON	2006/09/13 16:57
S47	3688	711/202-207.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 16:58

EAST Search History

S50	10	S47 and superpage	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 16:58
S51	11	S47 and super near2 page	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/09/13 16:58
S52	613	711/203.ccls.	USPAT	OR	ON	2006/09/13 22:07



September 13, 2006

USPTO

Search

Full Text

Concept

Document ID

Recent Disclosures


Other

Prior Art Home

Support

Logout

Displaying records # 1 through 1 out of 1

Result # 1 Relevance: 

Memory Controller Managed Backing of Superpages

2005-01-06 IPCOM000033954D

English (United States)

As the working set of virtual pages required by application software grows, so does the miss rates for translation look-a-side buffers (TLB) used to managed virtual to physical page address mapping. One method of reducing this TLB miss rate is to increase the size of ...

Displaying page 1 of 1 << FIRST | < BACK | NEXT > | LAST >>

Search query: superpage

[New search](#) | [Modify this search](#) | [Search within current results](#)

Copyright © 2006 IP.com, Inc. All rights reserved. | [Privacy Statement](#)



September 13, 2006

USPTO



Search

Full Text

Concept

Document ID

Recent Disclosures

Other

Prior Art Home

Support

Logout

Displaying records #1 through 3 out of 3

Result # 1 Relevance:

Transparent Pooling in User Controlled Heaps

1996-08-01

IPCOM000118050D

English (United States)

Most memory management algorithms treat all sizes equally with respect to allocation policies. In practice, applications tend to allocate objects of many sizes, yet few sizes will dominate all the allocations required for the program. Therefore, if the user can indicate ...

Result # 2 Relevance:

DATAFLOW COMPUTER ARCHITECTURE: RESEARCH AND GOALS

1978-12-31

IPCOM000128324D

English (United States)

The primary objective of the proposed research is to continue the definition and evaluation of an effective architecture for a general-purpose dataflow computer composed of large numbers (hundreds or perhaps even thousands) of small LSI processors. thereby taking new ...

Result # 3 Relevance:

Method for Extendible Hashing

1978-07-01

IPCOM000070038D

English (United States)

This article describes a method for expanding the content of hash tables dynamically as the size of the underlying data base increases. The method starts with the use of a key (or unique identifier) K, either of fixed or variable length. In this method, it is necessary to ...

Displaying page 1 of 1 << FIRST | < BACK | NEXT > | LAST >>

Search query: coalescing w/50 page

New search | [Modify this search](#) | [Search within current results](#)

Copyright © 2006 IP.com, Inc. All rights reserved. | Privacy Statement



September 13, 2006

USPTO



Search

- Full Text
- Concept
- Document ID
- Recent Disclosures

Other

- Prior Art Home
- Support
- Logout

Displaying records # 1 through 4 out of 4

Result # 1	Relevance:	English (United States)
Memory Corruption Debugging System		
1995-01-01	IPCOM000114706D	
Disclosed is an invention which provides a system to effectively locate the cause of memory corruptions in programs using standard C runtime heap memory management. Errors caused by misuse of standard C heap memory management function calls may cause very misleading ...		

Result # 2	Relevance:	English (United States)
ON THE PARTITIONING OF REGULAR NETWORKS		
1982-12-31	IPCOM000128211D	
Partitions of regular interconnection networks used for multiprocessing axe investigated. Bounds on the number of components as a function of the number of connections between components are given. The relation between the existence of partitions for networks and their ...		


Result # 3	Relevance:	English (United States)
Register Allocation Via Coloring		
1981-06-01	IPCOM000052471D	
Overview of Register Allocation: A method of operation of the Register Allocation Phase of a typical PL/I compiler is herein described. It is the responsibility of this phase to map the unlimited number of symbolic registers assumed in the intermediate language into the 17 ...		

Result # 4	Relevance:	English (United States)
Gateway special interest group meeting notes (RFC0898)		
1984-04-01	IPCOM000003947D	
This memo is a report on the Gateway Special Interest Group Meeting that was held at ISI in Marina del Rey, California on 28 and 29 February 1984. Robert Hinden of BBNCC chaired, and Jon Postel of ISI hosted the conference. Approximately 35 gateway designers and ...		

Search query: coalescing w/50 address

[New search](#) | [Modify this search](#) | [Search within current results](#)

Copyright © 2006 IP.com, Inc. All rights reserved. | [Privacy Statement](#)



IP.com
PriorArtDatabase

September 13, 2006

USPTO

Securing innovation

Search

Full Text

Concept

Document ID

Recent Disclosures

Other

Prior Art Home

Support

Logout

Displaying records # 1 through 4 out of 4

Result # 1 Relevance: ○○○○○○

Address Translation Using Variable -Sized Page Tables

2003-08-04 IPCOM000018736D

English (United States)

This disclosure describes the structure and implementation of a variable size page table (VSPT). Using a VSPT offers substantial performance improvements when compared to a hashed page table (HTAB) or any other fixed-size page table. VSPT can be used in any processor that ...

Result # 2 Relevance: ○○○○

Least Recently Used algorithm for MMU abort handler

09-Mar-2006 IPCOM000134532D
ID687272

English (United States)

Result # 3 Relevance: ○○○○

Scalable Multiprocessor Invalidation Mechanism

2003-08-04 IPCOM000018735D

English (United States)

A Translation Look-aside Buffer (TLB) invalidate bus transaction is described to support a multiprocessor system that can accommodate processors with different sized virtual addresses. For example, this protocol allows for both 32-bit and 64-bit processors to be attached ...

Result # 4 Relevance: ○

Shared Segments with Variable Segment Indexes

1991-10-01 IPCOM000121892D

English (United States)

Disclosed is a technique for allowing virtual memory segments shared among address spaces with different virtual address bits. It provides flexibility for sharing data across a variety of processes or systems.

Displaying page 1 of 1 << FIRST | < BACK | NEXT > | LAST >>

Search query: (virtual w/2 mapping) and TLB

[New search](#) | [Modify this search](#) | [Search within current results](#)

Copyright © 2006 IP.com, Inc. All rights reserved. | [Privacy Statement](#)